Architectural Level Crosstalk Minimization: A Tool  by Shilpa, D.R. & Uma, B.V.
 Procedia Computer Science  93 ( 2016 )  117 – 124 
Available online at www.sciencedirect.com
1877-0509 © 2016 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
Peer-review under responsibility of the Organizing Committee of ICACC 2016
doi: 10.1016/j.procs.2016.07.190 
ScienceDirect
6th International Conference On Advances In Computing & Communications, ICACC 2016, 6-8 
September 2016, Cochin, India 
Architectural Level Crosstalk minimization: A Tool 
Shilpa D.Ra,Uma B.Vb * 
 
aAssistant Professor, RVCE, Bangalore-560059, India 
bProfessor, RVCE, Bangalore-560059, India 
Abstract 
Design automation is one of the key requirements of today’s growing ASIC/SOC design process.The era of high speed and high 
density designs has led the design engineers various challenges. As the technology is scaling, one of the major concerns of VLSI 
design is signal integrity. Crosstalk is the major cause of signal integrity that occurs due to coupling of charge between the 
conducting interconnects.Most of the CAD tools available in the market addresses this issue at the post layout level. But tackling 
crosstalk at the stage when the design is ready for fabrication may not be always feasible in terms of area and power overheads. 
This paper proposes a novel CAD tool which performs an optimization to crosstalk effect at architectural level using High Level 
Synthesis (HLS) procedures. The proposed work performs crosstalk aware simultaneous scheduling, binding and allocation of 
resources in the given data flow graph using hybrid genetic and simulated annealing algorithm (GASA). The data flow graph of 
an intended design is fed as an input to the tool and it generates corresponding crosstalk optimized verilog code as an output. The 
obtained design is synthesizable in any of the commercial tool. The work is tested on 3X3 matrix multiplier and experimental 
result shows that there is 65.07% improvement in crosstalk delay and hence the Signal Integrity. Hence this work suggests a 
technique for architectural level crosstalk optimization. 
© 2016 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of the Organizing Committee of ICACC 2016. 
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1. Introduction 
    Crosstalk noise and delay are critical in nano scale integrated circuits as shrinking of devices leads interconnects 
to be packed very close to each other causing increased charge coupling. Crosstalk noise disturbs the amplitude of 
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the signal and its timing affects switching activities or delay.  Over the years, many layout level techniques have 
been researched and adopted to elevate the effect of crosstalk1-7. These techniques have area limitations and are not 
flexible to use during post layout stage as most of these uses wire reordering, wire perturbation ,rip-up and reroute 
techniques. 
    The crosstalk effects are more dominant in bus based architecture and the amount of crosstalk on a bus is based 
on the signal transition pattern. To deal with crosstalk delay, the key requirement is to have a good crosstalk 
estimator. Most of the research works on estimation is based on the extraction of RC or RLC models which uses 
charge sharing models, Elmore’s delay model etc.,. Since crosstalk event on a victim line is purely based on the 
transition of signal patterns on aggressor lines, few literature have also shown the study on effect of coupling based 
on Miller Capacitance Effect8,9. Such method can be incorporated at higher levels of design abstraction. Authors in10 
have proposed two high level techniques to estimate the probability of crosstalk events on a system bus. Due to non-
availability of parameters such as resistance, capacitance and signal timing characteristics at higher level of design 
abstraction, authors10 have also proposed a statistical enumerative technique to estimate crosstalk probability based 
on transition patterns on the signal bus. Crosstalk is analytically estimated at bit level crosstalk probability based on 
word level statistical parameters such as mean, standard deviation and lag-1 temporal correlations. Suvodeep Gupta 
et al. have enhanced the work10by proposing floor plan based estimation technique for macro cell based designs11.In 
this technique floor planner and global routers are integrated with the statistical estimation flow.  
    Coupling aware high level interconnects synthesis was introduced by L.Chun-Gi et al.12 on a scheduled data flow 
graph. In this work12, bus synthesis algorithm simultaneously optimizes self-transition activity and crosstalk activity 
for power minimization. Simultaneous scheduling, binding and allocation algorithms are discussed in13,14 . Different 
dimension to the estimation is proposed by Gupta and Katkoori10. Authors introduced crosstalk aware binding 
technique based on the result of high level statistical model10.Hariharan Sankaran and Srinivas Katkoori15,16 have 
proposed floorplan driven high level synthesis framework for bus based architecture. In traditional HLS procedure 
due to lack of interconnect information it is difficult to estimate accurate crosstalk. Therefore same work is modified 
by authors in17 with minimized worst case crosstalk pattern generation by exploring synthesis solutions by using 
correlations of data patterns. 
 
    Crosstalk induced delay is a data and time dependent parameter15. Amount of coupling contribute to a delay is 
based on data switching patterns on a system bus. Data switching on a bus is dependent on a set of operations taking 
place at that point of time. By controlling what operations should be completed at what time one can control the 
corresponding data switching. At architectural level, behaviour and hardware requirements of a system is known to 
the designer. At this stage, the proposed technique introduce crosstalk aware HLS procedures such as scheduling, 
binding and allocation of operations based on GASA  algorithm to control the timing of each operation and hence 
the data switching patterns.  
 
The organization of this paper is as follows. The section 2 discusses about the proposed crosstalk estimation 
techniques, Section 3 gives proposed work and Section 4 describes the results. The next section describe conclusion 





2. Proposed Crosstalk Estimation Techniques 
    The crux of the work is the crosstalk estimation technique. When we compare current and previous data on a bus, 
bitwise switching can be analyzed as an aggressor victim model. At any n-bit position if its neighbouring (n-1)th  and 
(n+1)th  bits (two aggressor model) are switching in opposite direction then amount of coupling is maximum which 
is known as type-4 coupling(4Cc ).Similarly we have type-3 coupling(3Cc) , type-2 coupling(2Cc) and so on9.These 
coupling types are calculated based on Miller’s Coupling Factor (MCF). Statistical estimation of crosstalk is been 
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researched in10,11. But computational complexity of those methods is more. Therefore this work proposes two simple 
accurate estimation techniques with reduced computational complexity without compromising accuracy.  
     In the method 1, for every data or number based on coupling parameter, create a compatible set of numbers and 
store them in a 2D look up table which enables user to access to it instantly in less time rather than calling the 
calculate crosstalk function each time, which reduces the computational time.  The method 2 calculates the crosstalk 
depending on the directions in which the aggressors are switching. All the transitions of aggressors do not yield 
crosstalk .It is found that out of 26 combinations, only 40 instances produce crosstalk18. The coupling values of these 
instances are stored in a 1D array and are accessed with less time. The table.1 shows the summary of accuracy of 
crosstalk estimation techniques using different methods in the proposed GASA algorithm. Using method 2 
estimation technique, the proposed work converts higher type of coupling (type-4 or type-3) to their respective 
lower type of coupling (type-3, type-2,type-1 etc) by allotting fixed time slots for operations and binding them to a 
particular resource. 
                      Table 1. Accuracy of crosstalk estimation techniques 








Hariharan et.al method15 19.07% 3.36% 10.34% 
Proposed Method1 19.07% 3.36% 10.34% 
Proposed Method 2 43.72% 55.44% 42.57% 
 
2. The  proposed GASA algorithm 
     The proposed algorithm GASA works on HLS environment which performs crosstalk aware scheduling, binding 
and allocation to generate crosstalk immune designs. Genetic algorithm (GA) is one of the probabilistic search 
algorithms to find the optimal solution for a given problem. Starting with the initial population, GA tries to improve 
the fitness of the population iteratively by application of crossover, mutation and selection. In few literatures GA 
based HLS procedures are used for area and power minimization19-21.  In the proposed work, GA based HLS 
procedures are used for coupling parameter minimization.  
 
     The algorithm takes data flow graph of an intended functionality as an input and it is initially scheduled using As 
Soon As Possible (ASAP) and As Late As Possible (ALAP) algorithms; but not limited to these only. These 
schedules become parent generations of genetic algorithm. A set of child generations are computed through a 
crossover process. Crossover points are randomly generated based on the total number of operations. For instance, if 
there are 40 operations in the data flow and crossover point generated is 15, then first 15 operations of one parent is 
combined with last 25 operations of another parent to obtain a child of 40 operations. Similarly generate multiple 
child solutions for different crossover points. In the child solution some operations may be repeated or omitted. 
Altering the child solution to eliminate such cases is done through mutation process. In the obtained solution, when 
we look at the start time of any operation, its start time in parent solution might be different. From this pool of 
solutions a particular solution is selected based on fitness test.  
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Figure 2 The GASA Algorithm 
The GA: 
x Genetic algorithm first creates an initial population of individuals that are later 
evolved forming new individuals in the population.  
x A fitness value is assigned to every individual in the population depending on the 
problem.  
x For each generation two individuals are selected from the population and are 
subjected to crossover producing new individuals that are later mutated depending 
on the mutation rate. 
x The new individuals generated during each generation either completely replace the 
older ones or get combined with the older ones in the population depending on the 
application. 
x During the selection process the fitter individuals are chosen and so the average 
fitness of the population improves with every new generation. 
x The fitness of the individuals also improves over time and the best fit individual is 
taken as the final solution after a number of generations. 
x The crosstalk value freezes at a particular generation which indicates the optimum 
solution that can be obtained from a genetic algorithm. 
The SA: 
x For every resource in time step t, calculate coupling for binding it with resources of 
same operation type scheduled in the present and previous time steps. Save the 
results. 
x Also find coupling value for with the resources scheduled in next two time steps 
which are of same operation type and are not successors of the resource. Save the 
results. 
x If there is no resource constraint specified, calculate crosstalk with new resource 
and save it. 
x Find the resource with minimum crosstalk in the saved results. 
x If the resource selected for binding using new resource or operator scheduled in 
time step earlier than the operator in consideration then there is no change in the 
time step of the operator in consideration else schedule the operator in the next time 
step of the operator giving minimum crosstalk. 
x Reschedule the successors of the operator in suitable time steps. 
x Calculate maximum time step tmax (latency). 
x Print the total crosstalk calculated and schedule after applying SA. 
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     Fitness test is based on the amount of coupling by comparing present and previous data on a bus when an 
associated operation is taking place. If it is a type-4 (or any other type) coupling, then the algorithm would look for 
another operator of same type to complete that operation such that amount of coupling is less. Such process of 
mapping between the operators is referred as binding. The crosstalk aware binding is as shown in the Figure 1.While 
mapping, the part of system bus through which data to be read is changed. Based on this information, resource 
allocation for each operation is performed. Hence the genetic algorithm performs crosstalk aware simultaneous 
scheduling, binding and allocation.  
 
     Though genetic algorithm gives better solution, it freezes with local optimum in less number of iteration (Table 
2). At this stage simulated annealing algorithm probabilistically improves the solution further by obtaining global 
optima. The algorithm probabilistically accepts the solution with the reduced coupling parameter and binds the 
resources accordingly. Therefore the proposed algorithm is a hybrid of genetic and simulated annealing algorithm 
(GASA). The metric used for calculating amount of coupling is the cumulative Miller’s coupling factor (∑MCF) in 
the entire schedule based on method 2 estimation. The proposed GASA algorithm is given in Figure 2.   
 
3.1 The Work Flow 
x The GA 
In the first generation ASAP and ALAP schedules are considered to be Parent_1 and Parent_2 as shown in 
Figure 3 and Figure 4. Crossover point which is randomly chosen is 6(operator number) in this 
example.Child_1 and child_2 are obtained as shown in the Figure 5 and Figure 6. Since the schedule in 
Child_2 is  disturbed, mutation is done. Now crosstalk aware binding is done for all the four individuals. 
The two individuals which give better crosstalk performance is chosen as parents for next generation. This 
process is repeated until the solution get freezes. 
 
x The SA 
The frozen schedule obtained after applying GA is subjected to SA. This example in Figure 7 shows how 
the operator is selected for binding using SA.The compatible operators to which operator 6 can be bound 
are highlighted in the Figure 7. The operation number 8 is not compatible because it is successor to 
operation 6. The numbers around the compatible operators are the crosstalk values that will be produced if 
they are bound with operation 6 respectively. Since operator in 5 gives minimum crosstalk it is chosen to 
be bound with operation 6. So operation 6 is pushed to the time step 4 as shown in Figure 8. The successors 




Figure 3 ASAP schedule Parent 1                                                                Figure 4 ALAP schedule Parent 2 
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Figure 7 Application of SA on operator 6                                                           Figure 8 Modified DFG after applying SA for operator 6 
with compatible operations 
 
4. Results and Discussions 
The Data Flow Graph (DFG) which represents the functionality of any digital system is given as an input to the 
proposed Tool. The tool based on GASA algorithm performs HLS procedures on input DFG to reduce crosstalk and 
generates corresponding Verilog code as an output. Every operator has its own operation identification, operation 
type, input and output identifications and bus width. Working of the tool is tested on the DFG of 3X3 matrix 
multiplier. The DFG of 3X3 matrix multiplier is scheduled using ASAP and ALAP algorithms acting as parent 
solutions for GA. The parent solutions continuously undergo crossover operation on different crossover points and 
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                                   Table 2 Total Coupling in 3X3 matrix multiplier using GA 
Generation 
Number(Iteration) 1 2 3 4 5 
Crossover point 12 10 32 42 22 
Parent 1 
(∑MCF) 524 427 416 416 416 
Parent 2 
(∑MCF) 447 447 427 416 416 
Child 1 
(∑MCF) 427 416 416 416 416 
Child 2 
(∑MCF) 457 443 427 416 416 
Selected 
individual 1 
Child 1 Child 1 Child 1 Parent 1 Parent 1 
Selected 
individual 2 
Parent 2 Parent 1 Parent 1 Parent 2 Parent 2 
     The cumulative coupling parameter based on ∑MCF freezes at the value 416 on entire schedule of 3X3 matrix 
multiplication. To obtain the better solution parent 1(or any solution) undergo crosstalk aware binding based on 
simulated annealing algorithm. The solution shown in Table 2 does not include any resource constraint. The Table 3 
shows the reduction in coupling parameter further upon application of SA .It highlights the effect of resource 
constraints on to the coupling parameters. The latency of the schedule is also shown in Table 3. 
 












in time steps 
No constraints 416 5 341 9 
3 339 11 272 15 
5 361 8 343 10 
7 394 7 348 9 
 
     The outcome of the work is a high level synthesis tool (like Xilinx Vivado) which takes data flow graph(.csv) as 
an input and provides corresponding crosstalk optimized verilog (.v) file as an output based on the algorithm stated. 
Each operation in the functionality is time and resource bound. There is 65.07% reduction in coupling parameter 
from initial 524 to final 341.The verilog file generated is synthesizable and is mapped to 180 nm technology node 
using Cadence digital environment. The design parameters for the same is given in Table 4.The functionality 











Figure 9 Simulation of 3X3 matrix multiplier 
 
                                                                          Table 4 Area and Power 
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Conclusion 
    This work gives a new dimension to the crosstalk optimization process to be carried out at high level of design 
abstraction. Imploring the crosstalk problem at architecture level develops a constraint for design engineers for 
optimization. The proposed algorithm gives better crosstalk performance for a given Data Flow Graph 
compromising the latency. As in this work there are no constraints for the latency which play a major role in 
practical applications; the framework can be improved by incorporating constraints. The work could include 
standard cell library to map to the operations so that to generate crosstalk immune floor plan, placement and routing. 
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